An ultra-fast instruction set simulator
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Jianwen Zhu
Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse