New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing
Proceedings of the 33rd annual conference on Design automation conference - DAC ’96
Chung-Kuan Cheng
John Lillis
Ching-Yen Ho
Interconnect Optimization Considering Multiple Critical Paths