Optimal wiresizing under Elmore delay model
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
J.J. Cong
Interconnect Optimization Considering Multiple Critical Paths