An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches
Automatically characterizing large scale program behavior