Software tools II—Debugging code written for Multi-Core chip architectures
Interconnect routing and scheduling—Adaptive routing in high-radix clos network