Accurate estimation of global buffer delay within a floorplan
Non-Hanan routing
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Jiang Hu
C.N. Sze
C.J. Alpert
Huibo Hou
Interconnect Optimization Considering Multiple Critical Paths