Moment-sensitivity-based wire sizing for skew reduction in on-chip clock nets
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
S. Pullela
L.T. Pileggi
A quasi-convex optimization approach to parameterized model order reduction