Moment-sensitivity-based wire sizing for skew reduction in on-chip clock nets
The Elmore delay as a bound for RC trees with generalized input signals
An analytical delay model for RLC interconnects