Placement driven synthesis case studies on two sets of two chips: hierarchical and flat
Proceedings of the 2004 international symposium on Physical design - ISPD ’04
Interconnect Optimization Considering Multiple Critical Paths